Part Number Hot Search : 
MC33063A CMC111J WR202 TE28F ECWF2565 EL5481 60150 S5000
Product Description
Full Text Search
 

To Download LTC6091-15 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 for more information www.linear.com/ltc6091 typical application features description dual 140v , rail-to-rail output, picoamp input current op amp the lt c ? 6091 is a dual, high voltage precision operational amplifier. the low noise, low bias current input stage is ideal for high gain configurations. the ltc6091 has low input offset voltage, a rail-to-rail output stage, and can be run from a single 140v or split 70v supplies. the ltc6091 is internally protected against overtemper - ture conditions. a thermal warning output, tflag, goes active when the die temperature approaches 150c. the output stage can be turned off with the output disable pin od. by tying the od pin to the thermal warning output, the part will disable the output stage when it is out of the safe operating area. these pins easily interface to any logic family. the ltc6091 is unity-gain stable with up to a 200pf output capacitor. a wide input and output common mode range along with many features makes the ltc6091 useful for many high voltage applications. high voltage analog mux v out vs time applications n supply range: 4.75v to 70v (140v) n 0.1 hz to 10hz noise: 3.5v p-p n input bias current: 50pa maximum n low offset voltage: 1.25mv maximum n low offset drift: 5v/c maximum n cmrr: 130db minimum n rail-to-rail output stage n output sink and source: 50ma n 12 mhz gain-bandwidth product n 21 v/s slew rate n 11 nv/hz noise density n thermal shutdown n 4 mm 6mm 16-lead qfn package n ate n piezo drivers n photodiode amplifier n high voltage regulators n optical networking l, lt , lt c , lt m , linear technology, the linear logo and over-the- top are registered trademarks of linear technology corporation. all other trademarks are the property of their respective owners. ? + 1/2 ltc6091 10k 10k cha in 100k coma select cha/chb oda ? + 1/2 ltc6091 10k 10k chb in 100k comb mux out cha in = 10v p-p , 20khz sine chb in = 5v p-p , 20khz triangle 6091 ta01a odb time (200s/div) 6091 ta01b chb chb cha 10 select cha/chb 10v/div mux out 20v/div 0 ltc 6091 6091fa
2 for more information www.linear.com/ltc6091 pin configuration absolute maximum ratings total supply voltage ( v + a to v C , or v + b to v C ) ....... 150 v coma .............................................................. v C to v + a comb ............................................................... v C to v + b input voltage oda .................................................. v C to v + a + 0.3 v odb .................................................. v C to v + b + 0.3 v + ina , C ina ............................. v C C 0.3 v to v + a + 0.3 v + inb , C inb ............................. v C C 0.3 v to v + b + 0.3 v oda to coma , odb to comb ..................... C3 v to 7 v input current + ina , C ina , + inb , - inb .................................... 10 ma tflaga , tflagb output tflaga .................................. v C C 0.3 v to v + a + 0.3 v tflagb .................................. v C C 0.3 v to v + b + 0.3 v tflaga to coma ........................................ C3 v to 7 v tflagb to comb ........................................ C3 v to 7 v continuous output current outa , outb ( note 2) ................................ 50 ma rms operating junction temperature range ( note 3) ............................................. C40 c to 125 c specified junction temperature range ( note 4) ltc 6091 i ............................................. C40 c to 85 c ltc 6091 h .......................................... C40 c to 125 c junction temperature ( note 5) ............................. 150 c storage temperature range .................. C65 c to 150 c lead temperature ( soldering 10 sec ) ..................... 300 c (note 1) 7 top view 17 v ? ufe package 32(16)-lead (4mm 6mm) plastic qfn 8 16 15 11 12 13 5 4 3 2 ?ina +ina v ? comb v + a v + b outb outa tflaga odb ?inb +inb v ? tflagb coma oda 9 10 14 6 1 t jc = 15c/w exposed pad (pin 17) is v C , must be soldered to pcb order information lead free finish tape and reel part marking* package description temperature range ltc6091iufe#pbf ltc6091iufe#trpbf 6091 16-lead plastic qfn C40c to 85c ltc6091hufe#pbf ltc6091hufe#trpbf 6091 16-lead plastic qfn C40c to 125c consult lt c marketing for parts specified with wider operating temperature ranges. *the temperature grade is identified by a label on the shipping container. consult lt c marketing for information on nonstandard lead based finish parts. for more information on lead free part marking, go to: http://www.linear.com/leadfree/ for more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/ ltc 6091 6091fa
3 for more information www.linear.com/ltc6091 electrical characteristics the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. test conditions are v + = 70v, v C = C70v, v cm = v out = 0v, v od = open unless otherwise noted. symbol parameter conditions i-suffix h-suffix units min typ max min typ max v os input offset voltage l 330 330 1000 1250 330 330 1000 1250 v v ?v os /?t input offset voltage drift t a = 25c, ?t j = 70c C5 3 5 C5 3 5 v/c i b input bias current (note 6) supply voltage = 70v supply voltage = 15v supply voltage = 15v l 3 0.3 50 3 0.3 800 pa pa pa i os input offset current (note 6) supply voltage = 15v l 0.5 30 0.5 120 pa pa e n input noise voltage density f = 1khz f = 10khz 14 11 14 11 nv/hz nv/hz input noise voltage 0.1hz to 10hz 3.5 3.5 v p-p i n input noise current density 1 1 fa/hz v cm input common mode range guaranteed by cmrr l v C + 3v 68 v + C 3v v C + 3v 68 v + C 3v v v c in common mode input capacitance 9 9 pf c diff differential input capacitance 5 5 pf cmrr common mode rejection ratio v cm = C67v to 67v l 130 126 >140 130 126 >140 db db psrr power supply rejection ratio v s = 4.75v to 70v l 112 106 >120 112 106 >120 db db v out output voltage swing high (referred to v + ) (v oh ) no load i source = 1ma i source = 10ma l l l 10 50 450 25 140 1000 10 50 450 25 140 1000 mv mv mv output voltage swing low (referred to vC) (v ol ) no load i sink = 1ma i sink = 10ma l l l 10 30 250 25 80 600 10 30 250 25 80 600 mv mv mv a vol large-signal voltage gain r l = 10k v out from C60v to 60v l 1000 1000 >10000 1000 1000 >10000 v/mv v/mv i sc output short- circuit current ( source and sink) supply voltage = 70v supply voltage = 15v l 50 90 50 90 ma ma sr slew rate a vcl = C4, r l = 10k l 10 21 9 21 v /s v/s gbw gain-bandwidth product f test = 20khz, r l = 10k l 5.5 12 5 12 mhz mhz m phase margin r l = 10k, c l = 50pf 60 60 deg fpbw full-power bandwidth v out = 125v p-p l 20 40 18 40 khz khz t s settling time 0.1% v step = 1v, a v = 1, r l = 10k 2 2 s i s supply current (per amplifier) no load l 2.8 3.9 4.3 2.8 3.9 4.3 ma ma v s supply voltage range guaranteed by the psrr test l 9.5 140 9.5 140 v ltc 6091 6091fa
4 for more information www.linear.com/ltc6091 electrical characteristics the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. test conditions are v + = 70v, v C = C70v, v cm = v out = 0v, v od = open unless otherwise noted. symbol parameter conditions i-suffix h-suffix units min typ max min typ max odh od pin voltage, referenced to com pin v ih l com + 1.8v com + 1.8v v odl od pin voltage, referenced to com pin v il l com + 0.65v com + 0.65v v amplifier dc output impedance, disabled dc, od = com >10 >10 m comcm com pin voltage range l v C v + C 5 v C v + C 5 v comv com pin open- circuit voltage l 17 21 25 17 21 25 v comr com pin resistance l 500 665 850 500 665 850 k tempf die temperature where tflag is active 145 145 c temphys tflag output hysteresis 5 5 c i tflag tflag pull-down current tflag output voltage = 0v l 70 200 330 70 200 330 a note 1: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime. note 2: either output ( outa or outb) of the ltc6091 is capable of producing peak output currents in excess of 50ma. current density limitations within the ic require the continuous rms current supplied by either output ( sourcing or sinking) over the operating lifetime of the part to be limited to under 50ma (absolute maximum). proper heat sinking may be required to keep the junction temperature below the absolute maximum rating. refer to the power dissipation and thermal considerations section of the data sheet for more information. note 3: the ltc6091i is guaranteed functional over the operating junction temperature range C40c to 85c. the ltc6091h is guaranteed functional over the operating junction temperature range C40c to 125c. specifying the junction temperature range as an operating condition is applicable for devices with potentially significant quiescent power dissipation. note 4:the ltc6091i is guaranteed to meet specified performance from C40c to 85c. the ltc6091h is guaranteed to meet specified performance from C40c to 125c. note 5: this device includes overtemperature protection that is intended to protect the device during momentary overload conditions. operation above the specified maximum operating junction temperature is not recommended. note 6: input bias and offset current is production tested with 15v supplies. see typical performance characteristics curves of actual typical performance over full supply range. ltc 6091 6091fa
5 for more information www.linear.com/ltc6091 typical performance characteristics offset voltage distribution offset voltage drift distribution change in offset voltage vs input common mode voltage offset voltage vs temperature offset voltage vs total supply voltage minimum supply voltage open-loop gain and phase vs frequency cmrr vs frequency psrr vs frequency frequency (khz) 40 20 gain (db) phase (deg) 80 120 0 60 100 0.1 10 100 1000 10000 6091 g01 ?20 40 20 80 0 60 100 ?20 ?30 1 phase gain frequency (khz) 40 cmrr (db) 80 120 20 60 100 0.1 10 100 1000 6091 g02 0 1 v s = 70v frequency (khz) 40 pssr (db) 80 120 140 0.1 10 100 1000 6091 g03 0 1 100 60 20 psrr + psrr ? a v = 1v/v input offset voltage (v) ?1000 number of units 40 50 60 600 6091 g04 30 20 0 ?600 ?200 200 1000 10 80 v s = 70v v cm = 0v t a = 25c 70 tcv os (v/c) ?4 number of units 40 50 60 3 6091 g05 30 20 0 ?3 ?2 ?1 0 1 2 4 10 80 v s = 70v v cm = 0v t a = 25c ?t j = 75c 70 input common mode voltage (v) ?75 ?20 change in offset voltage (v) ?10 0 10 20 ?50 ?25 0 25 6091 g06 50 75 v s = 70v 125c 85c 25c ?50c specified common mode range = 67v temperature (c) ?50 ?500 voltage offset (v) ?400 ?200 ?100 0 500 200 0 50 75 100 6091 g07 ?300 300 400 100 ?25 25 125 v s = 70v v cm = 0v 5 samples total supply voltage (v) 5 ?500 offset voltage (v) ?300 ?100 100 30 55 80 105 6091 g08 130 300 500 ?400 ?200 0 200 400 t a = 25c 5 samples total supply voltage (v) 5 change in offset voltage (v) ?25 0 25 8 10 6091 g09 ?50 ?75 ?100 6 7 9 50 75 100 125c 85c 25c ?50c ltc 6091 6091fa
6 for more information www.linear.com/ltc6091 typical performance characteristics voltage noise density vs frequency integrated noise vs frequency small-signal frequency response small-signal frequency response vs closed-loop gain output impedance vs frequency output impedance vs frequency with output disabled (od = com) supply current vs temperature supply current vs supply voltage output disable supply current vs supply voltage temperature (c) ?50 supply current (ma) 2.8 2.9 3.0 25 75 6091 g10 2.7 2.6 ?25 0 50 100 125 2.5 2.4 v s = 70v v s = 4.75v supply voltage (v) 0 0 supply current (ma) 0.5 1.0 1.5 2.0 3.0 25 50 75 100 6091 g11 125 150 2.5 t a = 25c total supply voltage (v) 0 output disable current (a) 400 6091 g12 200 0 50 100 25 75 125 600 800 300 100 500 700 125c 85c 25c ?50c frequency (khz) 10 voltage noise density (nv/ hz) 100 0.001 0.1 1 100 10 6091 g13 1 0.010 1000 frequency (khz) 10 0 integrated noise (v rms ) 150 200 250 100 1000 10000 6091 g14 100 50 frequency (khz) ?2 gain (db) 0 2 4 1 100 1000 10000 6091 g15 ?4 10 a v = 1v/v v s = 70v v s = 5v frequency (khz) 0 gain (db) 20 40 50 1 100 1000 10000 6091 g16 ?20 10 30 10 ?10 av = 101v/v av = 11v/v av = 1v/v frequency (khz) 0.1 output impedacne () 1 10 100 1000 1 100 1000 100000 6091 g17 0.01 10 10000 av = 1v/v av = 11v/v av = 101v/v frequency (khz) 1 1 output impedance (k) 10 100 1000 10 100 6091 g18 1000 c l = 10pf ltc 6091 6091fa
7 for more information www.linear.com/ltc6091 typical performance characteristics small-signal transient response falling edge settling time rising edge settling time large-signal transient response output voltage swing vs frequency 0.1hz to 10hz voltage noise input bias current vs common mode voltage and temperature (v s = 70v) input bias current vs common mode voltage and temperature (v s = 15v) output disable (od) response time common mode voltage (v) 10 input bias current (|pa|) 100 ?80 0 40 6091 g19 1 ?40?60 20 60 ?20 80 125c v s = 70v 100c 80c 50c direction of the current is out of the pin 25c 5c 0.1 1000 10000 common mode voltage (v) 1 input bias current (|pa|) 100 1000 ?15 5 15 6091 g20 0.1 ?5?10 10 0 10 125c 100c v s = 15v 50c 25c 85c direction of the current is out of the pin input 50mv/div output 50mv/div 6091 g22 1s/div a v = 1v/v input step 0.5v/div output 20mv/div 500ns/div 6091 g23 a v = 1v/v input output input step 0.5v/div output 20mv/div 500ns/div 6091 g24 a v = 1v/v input output output, input (v) 0 20 40 6091 g25 ?20 ?40 ?80 5s/div ?60 80 60 input output a v = ?10v/v v s = 70v frequency (khz) 1 80 v out (v p-p ) 120 160 10 100 1000 6091 g26 40 60 100 140 20 0 a v = ?10v/v r load = 10k time (1s/div) output noise 2v/div 6091 g27 6091 g21 20s/div od-com od-com = 0v 2v/div output enabled output disabled v out = 0v a v = ?10v/v v in = ?0.5v v out ltc 6091 6091fa
8 for more information www.linear.com/ltc6091 typical performance characteristics output voltage swing low (v ol ) vs load current and temperature distortion vs frequency open-loop gain vs load resistance open-loop gain thermal shutdown hystersis open-circuit voltage of com, od, tflag supply current vs od pin voltage od pin input current vs od pin voltage output voltage swing high (v oh ) vs load current and temperature od-com (v) 0.5 0 supply current (ma) 0.5 1.0 1.5 2.0 3.0 0.8 1.0 1.3 1.5 6091 g28 1.8 2.0 2.5 125c 85c 25c ?50c v s = 70v v com = 0v od-com (v) 0 1 ?50 od input current (a) 0 ?25 2 6 75 50 25 3 4 5 7 6091 g29 125c 85c 25c ?50c v s = 70v v com = 0v i source (ma) 0 v oh (mv) 300 400 500 6 10 6091 g30 200 100 0 2 4 8 600 700 800 125c 85c 25c ?50c i source (ma) 0 v ol (mv) 150 200 250 6 10 6091 g31 100 50 0 2 4 8 300 400 350 500 450 125c 85c 25c ?50c frequency (khz) distortion (dbc) 6091 g32 ?20 ?120 ?110 ?100 ?90 ?50 ?40 ?30 ?80 ?70 ?60 10 100 v s = 70v a v = 10 v out = 10v p-p r l = 10k 2nd 3rd junction temperature (c) supply current (ma) 6091 g33 3.0 0 0.5 1.0 2.5 2.0 1.5 162 178 170 166164 168 176174172 total supply voltage (v) pin voltage (v) 6091 g34 100 0 20 40 80 60 0 140 80 4020 60 120100 od com tflag v ? = 0v output voltage (v) ?75 change in offset voltage (v) 0 6091 g35 ?20 ?40 ?25 25 ?50 0 50 20 40 ?10 ?30 10 30 75 r load = 10k r load = 100k r load = 500k output voltage (v) ?75 change in offset voltage (v) 0 6091 g36 ?20 ?40 ?25 25 ?50 0 50 20 40 ?10 ?30 10 30 75 v s = 70v r load = 10k t a = 25c 10 samples ltc 6091 6091fa
9 for more information www.linear.com/ltc6091 pin functions (a channel/b channel) Cina , Cinb (pin 1/pin 5): inverting input pin. input com- mon mode range is v C + 3v to v + C 3v. do not exceed absolute maximum voltage range. +ina, +inb (pin 2/pin 6): noninverting input pin. input common mode range is v C + 3 v to v + C 3 v. do not exceed absolute maximum voltage range. v C (pin 3, pin 7, exposed pad pin 17): negative supply pin. connect to a single v C only. both amplifiers share a common substrate, and are not isolated from each other. pins 3, and 7 must be electrically tied to the exposed pad (pin 17). the exposed pad connection removes heat from the device. to achieve a low thermal resistance, connect the exposed pad to a v C power plane with as much metal land as possible (see applications information). tflaga , tflagb (pin 12/ pin 8 ): temperature flag pin. the tflag pin is an open-drain output that sinks current when the die temperature exceeds 145c. outa , outb (pin 13/pin 9): output pin. if this rail-to- rail output goes below v C , the esd protection diode will forward bias. if out goes above v + , then output device diodes will forward bias. avoid forward biasing the diodes on the out pin. excessive current can cause damage. v + a, v + b (pin 14/pin 10): positive supply pin. each amplifier has an independent v + supply. but since both amplifiers shares a common substrate, they must share the same v C supply. oda, odb (pin 15/pin 11): output disable pin. active low input disables the output stage. if left open, an internal pull-up resistor enables the amplifier. input voltage levels are referred to the com pin. coma, comb (pin 16/pin 4): com pin is used to interface od and tflag pins to voltage control circuits . tie this pin to the low voltage ground, or let it float. ltc 6091 6091fa
10 for more information www.linear.com/ltc6091 block diagram 1 14 2 + v + a input stage to coma pin v + a v + a 15 oda outa v ? 125 10k 10k 2m 1.2v output enable ?ina 16 coma +ina 3 v ? 125 6k t j > 175c t j > 145c esd differential drive generator die temperature sensor 12 tflaga esd v ? v ? esd v ? v ? v + a 2m 2m esd esd v ? 6k 500 esd ? + 5 10 6 + v + b input stage to comb pin v + b v + b 11 odb outb v ? 125 10k 10k 2m 1.2v output enable ?inb 4 comb +inb 7 v ? 125 6k t j > 175c t j > 145c esd differential drive generator die temperature sensor 8 tflagb esd v ? 6091 bd v ? esd v ? v ? v + b 2m 2m esd esd v ? 6k 500 esd ? + 9 13 ltc 6091 6091fa
11 for more information www.linear.com/ltc6091 applications information general the ltc6091 dual high voltage operational amplifier is designed in a linear technology proprietary cmos process enabling a rail-to-rail output stage with a 140v supply while maintaining precision, low offset, low offset drift and low noise. power supply the ltc6091 consists of single monolithic die containing two ltc6090 amplifiers assembled in a single exposed- pad qfn package. since both amplifiers share the same substrate, v C pins (pin 3 and pin 7 ) must be tied together and to the exposed pad underneath. the v + a (pin 14) and v + b ( pin 10) may be supplied independently . the ltc 6091 works off single or split supplies. split supplies can be balanced or unbalanced. for example, two 70v supplies can be used, or a 100v and C40v supply can be used. the v+ and vC pins should be bypassed with high qual- ity surface mount ceramic capacitors. see board layout section for recommendations. when using split supplies, supply sequencing does not cause problems. input protection as shown in the block diagram, the ltc6091 has a comprehensive protection network to prevent damage to the input devices. the current limiting resistors and back- to-back diodes are to keep the inputs from being driven apart. the voltage-current relationship is that of a resistor in series with a diode until the voltage difference between the pins reaches 12v. at that point the zener diodes turn on. any additional current into the pins will snap back the input differential voltage to 9v. in the event of an esd strike between an input and v C , the voltage clamps and esd device fire providing a cur - rent path to v C protecting the input devices. the input pin protection is designed to protect against momentary esd events. a repetitive large fast input swing (>5.5v and <20ns rise time) will cause repeated stress on the mosfet input devices. when in such an application, anti-parallel diodes (1n4148) should be connected between the inputs to limit the swing. output disable each amplifier of the ltc6091 has its own output disable (od) pin (refer to figure 1). the od pin is an active low disable with an internal 2m resistor that will pull up the od pin enabling the output stage. the od pin voltage is limited by an internal zener diode tied between com and od. when the od pin for a particular channel is asserted low with respect to its com pin, the output stage for that 16 15 12 coma oda tflaga 500 6k 10k 2m low voltage control 6k 10k v + a v + b ltc6091 4 11 8 comb odb tflagb 500 6091 f01 6k 20k 2m low voltage control 6k 10k v ? v ? figure 1. low voltage interface example for output disable ltc 6091 6091fa
12 for more information www.linear.com/ltc6091 applications information channel is disabled, leaving its bias and input circuits en- abled. this results in 580a (typical) standby current for the disabled channel. the od pin can be directly connected to either an open drain nmos device (as in figure ?1) or connected to low voltage logic circuitry. since the od pin is referenced to the com pin, absolute maximum ratings should be observed for the com and od pins. when coming out of shutdown the ltc6091 bias circuits and input stage are already powered up leaving only the output stage to turn on and drive to the proper output voltage. figures 2 and 3 illustrate the part powering on and coming out of shutdown, respectively. thermal shutdown each amplifier of the ltc6091 has its own trimmed tem- perature sensing circuit which senses die temperature in close proximity to their respective amplifier s output stage, where most of the on - chip power dissipation occurs . when one of the amplifiers s sensing circuit senses temperatures in excess of approximately 145c, it will assert the tflag pin for that amplifier . the tflag pins are open - drain output pins that sink 200a (typical) each when asserted. the temperature sensor itself has approximately 5c of hys - teresis requiring the part to cool to approximately 140c before disabling tflag. for simplest operation, float both channels com pins ( coma and comb ), and connect oda to tflaga , and odb to tflagb as shown in figure 4. both output stages will be safely disabled should the die temperature reach ap- proximately 145c. both com pins may be tied to ground. 1ms/div 6090 f02 out 10v/div v+ figure 2. starting up figure 3. ltc6091 output disable function figure 4. automatic thermal output disable using the tflag pins 5v/div 500s/div v out od-com = 0v 6091 f03 output enabled output disabled a v = ?10v/v v in = 0.5v p-p 15 12 16 oda tflaga 6k 10k 2m coma 4 comb v + a v + b ltc6091 11 8 odb tflagb 6091 f04 6k 10k 2m v ? v ? optional (can be left floating) optional (can be left floating) ltc 6091 6091fa
13 for more information www.linear.com/ltc6091 applications information pcb leakage related errors require special layout and cleaning practices. as little as 1000g of pcb leakage between pin 2 (+ ina) and pin 3 ( v C ) will generate 70pa of leakage with 70v power supplies! it becomes important to clean the pcb after soldering down the part. solder flux will accumulate dust and become a leakage hazard. it is recommended to clean the pcb with a solvent, or simply use soap and water to remove residue. baking the pcb will remove leftover moisture. depending on the application, a special low leakage board material may be considered. also guarding sensitive traces as shown in figures 5 and ?6 to the greatest extent possible will also help to mitigate pcb leakage. figure 5. example of a noninverting amplifier guard?configuration since both amplifiers share a common substrate, thermal cross coupling from one channel to the other will occur. depending on the average die temperature, and tempera- ture sensing accuracy, it is possible, however unlikely, for heat generated in channel as output stage to assert channel? bs tflagb or visa-versa. should this condition occur, it should be understood that both amplifiers are operating close to their thermal shutdown limit. since the tflag pin is referenced to the com pin, absolute maximum ratings should be observed for the com and tflag pins. for safety, a second overtemperature threshold shuts down the output stage if internal die temperatures rise to approximately 175c. this second overtemperature indicator has approximately 7 c of hysteresis requiring the die temperature to cool 7c. once the device has cooled sufficiently, the output stage will enable. degradation can occur or reliability may be affected when the junction temperature of the device exceeds 150c. board layout because the two amplifiers share a common substrate, a single bypass capacitor of 0.1f can be used to bypass the v C ( as close to the pins as possible) to a low imped- ance ground plane. additional bypass capacitance may be required for heavy loads. for the positive supplies, there are two independent positive supply pins (v + a, v + b): one for each amplifier. if these two supplies are tied together, they may be bypassed to a low impedance ground plane with a single capacitor (typically 0.1f) as close to the supply pins as possible. likewise, when driving heavy loads, additional bypass capacitance may be required. there are other important considerations for high voltage and high power: trace spacing, humidity and dust. high voltage electric fields between adjacent conductors attract dust. moisture absorbed by dust can contribute to pcb leakage and electrical breakdown. vias biased to high volt- age should have additional spacing to nearby ground plane . + ? 70v v in ?70v 6091 f05 ? + figure 6. example of an inverting amplifier guard configuration + ? 70v v in ?70v 6091 f06 ? + ltc 6091 6091fa
14 for more information www.linear.com/ltc6091 applications information power dissipation and thermal considerations in order to avoid damaging the device , the abso- lute maximum junction temperature of the ltc 6091 (t jmax = 150 c), should not be exceeded. at 5.6ma of quiescent supply current on 70v supplies, the ltc6091 will consume approximately 0.8w. in general, the dies junction temperature (t j ) can be es- timated from the ambient temperature t a , and the power dissipated in the device p d : t j = t a + p d ? ( jc + ca ) jc is the junction-to-case thermal resistance and is char - acterized to be approximately 15c/w. ca is the case-to- ambient thermal resistance and depends on circuit board layout, air flow and proximity to other sources of heat. the power dissipated in the ic is a function of supply voltage and the load being driven. assuming split supplies, and a resistive load, the worst-case power dissipation p d(max) occurs when the output is driving the load to half of either supply voltage. p d(max) , then is the sum of the quiescent power plus the power dissipated in the device due to the load with symmetric supply: p d(max) (per amplifier) = (v s ? i s ) + (v s /4) 2 /r load (i s is the quiescent supply current for a single amplifier) for example, the resulting peak power dissipation in the ltc6091 for 2 channels driving 5k to ground with a 70v supply would be approximately 1.3w. the exposed pad under the ltc 6091 is the primary conduit for conducting heat out of the package . junction - to - ambient thermal resistance is strongly influenced by the number of thermal vias to which the exposed pad is soldered to, the size of the thermal plane connected to these thermal vias, pcb thickness, air-flow, and proximity of other sources of heat. to minimize the amount of temperature rise within the package, the exposed pad must be soldered down to a pcb with multiple thermal vias tied to a thermal plane. for a 4-layer pcb with the exposed pad of the ltc6091 soldered to a land pattern containing eight 10mil diam- eter thermal vias which are connected to two 2 inch by 2 inch v C thermal/power planes, the junction-to-ambient thermal resistance may be as low as 38c/w in still air. if the density of the pcb layout makes such large thermal planes impractical, table 1 lists the thermal performance achieved of alternative layout examples. a minimally sized single layer thermal land under the device as shown in column d of table 1 will result in a junction-to-ambient thermal resistance approaching 115 c / w . since the ltc6091 will dissipate 0.8w on 70v supplies, there will top layer a top layer b top layer c top layer d example a example b example c example d bottom layer a ja = 90c/w jc = 15c/w ca = 75c/w ja = 100c/w jc = 15c/w ca = 85c/w ja = 108c/w jc = 15c/w ca = 93c/w ja = 115c/w jc = 15c/w ca = 100c/w bottom layer b bottom layer c bottom layer d table 1. thermal resistance vs pcb thermal plane area 6091 table 1 ltc 6091 6091fa
15 for more information www.linear.com/ltc6091 applications information figure 7. ltc6091 with feedback capacitance to reduce peaking 6091 f07 ? + 1/2 ltc6091 100k c f 10k parasitic input capacitance figure 8. compensated closed- loop response reduces peaking frequency (khz) 1 10 gain (db) 20 25 10 100 1000 6091 f08 15 c f = 0pf c f = 2pf c f = 4pf be approximately 90 c of junction - to - ambient temperature rise due to the device operation alone. this will then limit the specified ambient temperature range of the ltc6091 can operate and/or will limit the load driven to prevent junction temperatures from exceeding t jmax (150c). stability with large resistor values a large feedback resistor along with the intrinsic input capacitance will create an additional pole that affects stability and causes peaking in the closed-loop response. to mitigate the peaking a small feedback capacitor placed around the feedback resistor, as shown in figure 7, will reduce the peaking and overshoot. figure ? 8 shows the closed-loop response with various feedback capacitors. additional stray capacitance on the input pins should be kept to a minimum. slew enhancement the ltc6091 includes a slew enhancement circuit which boosts the slew rate to 21v/s making the part capable of slewing rail-to-rail across the 140v output range in less than 7s. to optimize the slew rate and minimize settling time, stray capacitance should be kept to a minimum. a feedback capacitor reduces overshoot and nonlinearities associated with the slew enhancement circuit . the size of ltc 6091 6091fa
16 for more information www.linear.com/ltc6091 applications information the feedback capacitor should be tailored to the specific board, supply voltage and load conditions. slewing is a nonlinear behavior and will affect distortion. the relationship between slew rate and full-power band- width is given in the relationship below. sr = v peak ? where v peak is the peak output voltage and is frequency in radians/sec. the fidelity of a large sine wave output is limited by the slew rate. the graph in figure 9 shows distortion versus frequency for several output levels. multiplexer application a single ltc6091 may be arranged to act as a 2-channel high voltage analog multiplexer as shown in figure ?10. when used in this arrangement, it is possible for the output to affect the source on the disabled amplifiers noninverting input. the inverting and noninverting inputs are clamped through resistors and back-to-back diodes. there is a path for current to flow from the multiplexer output through the disabled amplifiers feedback resistor, and through the inputs to the noninverting inputs source . frequency (hz) total harmonic distortion + noise (%) 6091 f09 10 0.1 1 0.01 0.001 10 100000 100 1000 10000 v s = 70v a v = 5 r l = 10k c f = 30pf v out = 100v p-p v out = 50v p-p v out = 10v p-p figure 9. distortion vs frequency for large output swings figure 10. multiplexer application 6091 f10 ch1 10k od od 10k 10k 100k 10k 100k ch2 select ? + ? + 1/2 ltc6091 1/2 ltc6091 com mux out com ltc 6091 6091fa
17 for more information www.linear.com/ltc6091 applications information for example, if the enabled amplifier has a C70v output, and the disabled amplifier has a 5v input, there is 75v across the two resistors and the input pins. to keep this current below 1ma the combined resistance of the r in and feedback resistor needs to be about 75k or higher. the output impedance of the disabled amplifier is > 10 m at dc. the ac output impedance is shown in the typical performance characteristics section. figure 11. modified gain-block application that includes noise-reducing filter c f r f 1k r g output 1nf 6091 f11 input ? + 1/2 ltc6091 gain r g r f c f 1 n/a 4.99k 330pf 2 50k 50k 33pf 5 20k 80.6k 22pf 10 11k 100k 18pf 20 5.23k 100k 18pf 50 2.05k 100k 18pf 100 1k 100k 18pf minimizing noise the ltc6091 circuit shown in figure 11 includes an output filter that reduces noise (and signals) starting at about 150khz. this filtering reduces out-of-band noise to a rela- tively insignificant level. loop compensation is included to provide a well-stabilized overall response. since the large-signal bandwidth is dictated largely by the op amp slew rate to signals below about 100khz, the net result is that little is compromised due to the added filtration. the following table shows the suggested component values for a range of amplification factors. ltc 6091 6091fa
18 for more information www.linear.com/ltc6091 typical applications gain of 10 with protected output current doubler piezo bimorph bender driver 6091 ta02 ? + 1/2 ltc6091 70v ?70v 200k 1% 200k 12 15 22.1k 1% v in 100 1% ? + 70v ?70v 100 1% 70v at 20ma 1/2 ltc6091 16 8 11 4 ? + 1/2 ltc6091 6091 ta03 10k 499 7.5 100k in{3v} 3 17 16 14 15 13 12 1 2 10k ?30v 30v 2sk1057 physik instrumente pl140.10 (or similar) max 4f/layer f max = 500hz 2sj161 100k 2.2nf 100 100 ltc 6091 6091fa
19 for more information www.linear.com/ltc6091 typical applications wide common mode range 10x gain instrumentation amplifier typically <1mv input-referred error + ? 1/2 ltc6091 205k 10k* 22pf 3 13 16 14 15 12 2 1 + ? 7 17 9 4 10 11 8 6 5 24.9k 100k 100k ?70v 70v ?70v 70v * these resistors can be 0 if input signal source impedances are <20m. 22pf 10k* + ? ltc6090 100k lt5400-2 100k 100k 100k 4 9 6 1 7 5 8 3 2 1 2 3 4 8 7 6 5 9 22pf 22pf +in ?in 70v ?70v 6091 ta04 49.9 out ?3db at 45khz 1/2 ltc6091 cm frequency (khz) cmrr (db) 6091 ta05 90 40 50 60 70 80 1 10 100 6090 ta05 v in 9v 100k 22k  cmmr1u-2 750311692 1:5:5 cmmr1u-2 cmhz5266b 1f 100v 1f 130v + ? 1/2 ltc6091 + ? 1/2 ltc6091 65v ?65v   5 4 1 2 3 4.7f 4 3 130k en/uvlo gnd r fb v in sw lt8300 8 6 7 5 9 v to 65v isolated flyback converter for amplifier supply ltc 6091 6091fa
20 for more information www.linear.com/ltc6091 information furnished by linear technology corporation is believed to be accurate and reliable. however, no responsibility is assumed for its use. linear technology corporation makes no representa- tion that the interconnection of its circuits as described herein will not infringe on existing patent rights. package description please refer to http://www .linear.com/designtools/packaging/ for the most recent package drawings. 4.00 0.10 6.00 0.10 note: 1. drawing is not a jedec package outline 2. drawing not to scale 3. all dimensions are in millimeters 4. dimensions of exposed pad on bottom of package do not include mold flash. mold flash, if present, shall not exceed 0.15mm on any side 5. exposed pad shall be solder plated 6. shaded area is only a reference for pin 1 location on the top and bottom of package pin 1 top mark (note 6) 0.40 0.10 1615 1 2 9 14 7 8 bottom view?exposed pad 0.80 bsc 0.75 0.05 pin 1 notch r = 0.30 or 0.35 45 chamfer 0.25 0.05 0.80 bsc 0.200 ref 0.00 ? 0.05 (ufe32(16)) qfn 1113 rev o recommended solder pad pitch and dimensions apply solder mask to areas that are not soldered 0.70 0.05 0.80 0.05 0.80 0.05 0.25 0.05 0.50 bsc 5.10 0.05 6.50 0.05 1.90 0.05 3.10 0.05 4.50 0.05 package outline 1.90 0.10 4.10 0.10 4.10 0.05 ufe package 32(16)-lead plastic qfn (4mm 6mm) (reference ltc dwg # 05-08-1966 rev o) 6 0.50 bsc 0.8 bsc 0.8 bsc 0.8 bsc 0.50 bsc 0.50 bsc 0.80 bsc 0.8 bsc 0.8 bsc 0.5 bsc 0.5 bsc 0.8 bsc 0.8 bsc 0.8 bsc 0.8 bsc 0.8 bsc 0.8 bsc ltc 6091 6091fa
21 for more information www.linear.com/ltc6091 revision history rev date description page number a 05/15 removed esd statement to reflect improved esd performance changed internal tflag circuit resistor values updated thermal shutdown description added pin numbers to application circuit 2 10, 11, 12 12 18 ltc 6091 6091fa
22 for more information www.linear.com/ltc6091 ? linear technology corporation 2014 lt 0515 rev a? printed in usa linear technology corporation 1630 mccarthy blvd., milpitas, ca 95035-7417 (408) 432-1900 fax : (408) 434-0507 www.linear.com/ltc6091 related parts typical application part number description comments ltc6090 single 140v rail-to-rail output pa input op amp single version of ltc6091 lt ? 1990 250v input range g = 1, 10, micropower, difference amplifier pin selectable gain of 1 or 10 lt1991 precision, 100a gain selectable amplifier pin configurable as a difference amplifier, inverting and noninverting amplifier lt6015/lt6016/ lt6017 single/dual/quad 3.2mhz, low power, over-the- top ? precision op amp 76v common mode input range, 50v operating supply range, 50v voltage offset lt3511 monolithic high voltage isolated flyback converter 4.5v to 100v input voltage range, no opto-coupler required lt8300 100v in micropower isolated flyback converter with 150v/260ma switch 6v to 100v input voltage range. v out set with a single external resistor piezo micropositioner driver ? + 1/2 ltc6091 6091 ta06 10k 499 330 200k in +6v ?1v 3 17 16 14 15 13 12 1 2 10k ?20v 120v 2sk1057 2sj161 200k 1nf 100 100 100 100 +120v ?20v c max = 10f f max = 500hz physik instrumente p-855 (or similar) ltc 6091 6091fa


▲Up To Search▲   

 
Price & Availability of LTC6091-15

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X